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Abstract : Nd20 3 has been used as gate insulator in CdSe and 
GaAs thin film transistors (TFTs) fabricated in staggered electrode 
structure by multiple pump down (MPD) method of vacuum 
evaporation. The d.c. characteristics of the devices are presented and 
some electrical parameters are calculated from the l-V characteristics 
and the theoretical model proposed by Levinson et al.
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1. Introduction
The TFTs are of current interest for their suitability in large area circuits. The choice 
of semiconductor-insulator combination plays a key role in realizing the ultimate 
properties of TFT [1], vacuum evaporated Nd20 3 films [2] having chemical and 
mechanical stability, high breakdown field strength (1.5 x 10  ^ V cm*1) , low 
dissipation factor (= 0045) and high dielectric constant (12.64) fulfil the 
requirements of good insulator stated by earlier workers [1,3]. TFTs with CdSe 
active layer are reported to be stabld, reproducible and capable of withstanding 
high voltage and they are widely used for addressing in flat panel liquid crystal
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displays [4-7]. GaAs, a high band gap lll-V compound which performs well in 
MESFET and high speed devices is also tested as TFT semiconductor.
2. Experimental details
TFTs have been fabricated by MPD method on chemically and ultrasonically 
cleaned glass substrates by vacuum deposition of different layers in the given 
sequence : aluminium source drain electrode, semiconductor (CdSe or GaAs) at 
elevated substrate temperature (175°Q for CdSe 150°C for GaAs), Nd20 3 and 
finally an aluminium gate electrode. Various geometrical patterns were obtained 
with the help of mechanical masks. The channel was defined by a 50 pm wire grill 
fixed on the source-drain mask. All the depositions were made in vacuum of the 
order of 10~6 torr. Film thickness was measured by multiple beam interference 
method. The fabricated samples were annealed in air at 200°C for 3-4 hours and 
then, stored in clean desiccator for 20-25 days to obtain the saturated 
characteristics.
3. Results and discussion
The drain current /p vs drain voltage VD characteristics for CdSe-Nd20 3 and GaAs- 
Nd20 3 TFTs are shown in Figures 1 and 2 respectively.
Figure 1. Source drain characteristics of Figure 2. Source drain characteristics 
CdSe-Nd20 3 TFT. GaAs-Nd20 3 TFT.
Electrical parameters of CdSe-Ndfi3 and GaAs-Ndfi3 etc 325
The field-effect characteristics of CdSe (curve 'a*, scale 'A') and GaAs (curve 
■b', scale 'B') TFTs at VD = 8 V are shown in Figure 3. The pinch-off voltage for 
CdSe and GaAs TFTs, noted from Figure 3 are -1.4 V and +2.3 V  
respectively.
Figure 3. Field-effect characteristics of CdSe-Nd20 3 (curve 'a' 
scale 'A') and G a A s -N d ^  (curve 'b' scale 'B') TFTs.
Various transistor parameters, such as transconductance (gm) output 
resistance (rd), amplification factor (p) and gain-band width product as calculated 
from the characteristics are presented in Table 1.
Table 1.
Device type Trans conductance Output resis­ amplification Gain-banwidth
9m (pmho) tance (Kohm) factor (/i) product (KHz)
CdSe-Nd20 3 225 80 18 26.7
GaAs-Nd20 3 100 111 11.1 6.85
Due to the polycrystalline nature of the CdSe and GaAs films, the existence 
of traps in the devices is most common. Hence the grain boundary trapping model 
[8] may be used to characterize the TFTs. According to this model the drain current 
Id  of a TFT with polycrystalline material is given by
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' D = W b(VDl nC^expi-q'NttlieKTC') (1)
where w and / are the channel width and length, is the mobility, C, is the 
insulator capacitance per unit area, N, is the trap concentration per unit area and f 
is the thickness of the semiconductor film.
It is evident from equation (1) that the plot of In (I^V q) as 3  function of 1/VG 
is a straight line (Figure 4) from the slope of which N, can be obtained. From the 
pre-exponential part of equation (1) the value of mobility can be estimated.
Figure 4. Plots of ln(/0 /VG) for CdSe-Ncfe03 (line 'a' scale 'A') and 
GaAs-Nd20 3 (line 'b' scale 'B') TFTs.
Further departure from linearity in Figure 4 would occur when 
N<Jt= N ‘d
where NG = (C;/q) VG and N ’D is the critical donor density. The crystal size 1 ' can 
be estimated from N*D = N, IL  The value of different parameters obtained for the 
present devices are listed in Table 2.
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Table 2.
Device type Trap density Critical donor Grain size Mobility
N t (x  1 0 12 cm- 2 ) density
N*0 (x 101Bcm -2) L (A ) pb (cm2 v~1 s _1)
CdSe-Nd203 3 .0 8 2.48 124 3.14
GaAs-NdgOa 2.44 2.28 107 0.365
The reported TFT performances are affected by drift phenomena. After the
i
application of gate bias, charge carriers are trapped by the fast stales in the 
semiconductor layer and by the slow states at the interface with the gate oxide [1]. 
These trapped carriers screen the gate field and consequently the TFT ON current 
decreases with time whereas the OFF current increases with time due to the 
generated free electrons [7], Though some important parameters for CdSe TFTs 
are found better than those for GaAs TFTs, the mobility estimated is not adequate. 
This is attributed to the increased surface scattering due to introduction of surface 
states by atmospheric contamination during exposure of the semiconductor layer 
prior to the deposition of the oxide film [9,10]. The semiconductor-insulator 
interface dominate the TFT characteristics, in spite of the presence of grain 
boundaries (11]. Periodic record of the l-V data revealed that devices of both types 
deteriorated with time. However, the rate of deterioration was found slower in CdSe 
TFTs.
4. Conclusion
TFTs obtained with the semiconductor-insulator combination of CdSe-Nd203 and 
GaAs-Nd20 3 showed good channel modulation. The characteristics of CdSe TFTs 
were better than the GaAs TFTs. The mobility and transconductance obtained and 
stability observed, needed further improvement for circuit applications.
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